March 1999 Revised July 2001

seмiconductor 74LVT16244 • 74LVTH16244

Low Voltage16-Bit Buffer/Line Driver with 3-STATE Outputs

General Description

FAIRCHILD

The LVT16244 and LVTH16244 contain sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

The LVTH16244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These buffers and line drivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16244 and LVTH16244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation

Features

- \blacksquare Input and output interface capability to systems at 5V $\rm V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16244), also available without bushold feature (74LVT16244).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 16244
- Latch-up performance exceeds 500 mA
- ESD performance: Human-body model >2000V Machine model >200V
 - Charged-drive model >1000V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


Ordering Code:

Order Number	Package Number	Package Description
74LVT16244GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
74LVT16244MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16244MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16244GX (Note 1)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
74LVTH16244MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16244MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide


Note 1: BGA package available in Tape and Reel only.

Note 2: Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



© 2001 Fairchild Semiconductor Corporation DS500151



Pin Descriptions

Pin Names	Description
OEn	Output Enable Inputs (Active LOW)
I ₀ –I ₁₅ O ₀ –O ₁₅ NC	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	OE ₂	NC	I ₀
В	0 ₂	01	NC	NC	I ₁	l ₂
С	O ₄	0 ₃	V _{CC}	V _{CC}	l ₃	I ₄
D	O ₆	O ₅	GND	GND	I ₅	I ₆
Е	O ₈	0 ₇	GND	GND	۱ ₇	I ₈
F	0 ₁₀	0 ₉	GND	GND	l ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	0 ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	\overline{OE}_4	\overline{OE}_3	NC	I ₁₅

Truth Table

In	puts	Outputs	
OE ₁	I ₀ –I ₃	O ₀ –O ₃	
L	L	L	
L	н	н	
н	х	Z	
In	puts	Outputs	
OE ₂	I ₄ —I ₇	0 ₄ –0 ₇	
L	L	L	
L	н	н	
Н	х	Z	
In	Inputs		
OE ₃	I ₈ –I ₁₁	0 ₈ –0 ₁₁	
L	L	L	
L	Н	н	
н	х	Z	
In	puts	Outputs	
OE ₄	I ₁₂ –I ₁₅	0 ₁₂ -0 ₁₅	
L	L	L	
L	н	н	
Н	х	Z	

H = High Voltage Level L = Low Voltage Level X = Immaterial

Z = High Impedance

Functional Description

The LVT16244 and LVTH16244 contain sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4-bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)		
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA	
I _O	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA	
		128	V _O > V _{CC} Output at LOW State		
I _{CC}	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{ОН}	HIGH Level Output Current		-32	mA
l _{OL}	LOW Level Output Current		64	mA
T _A	Free Air Operating Temperature	-40	+85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 4: I_{O} Absolute Maximum Rating must be observed.

DC Electrical Characteristics

Symbol	Paramet		V _{CC}	$T_A = -40^{\circ}C$; to +85°C	Units	Conditions
Symbol	Paramet	er	(V)	Min	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7		-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V _{IL}	Input LOW Voltage		2.7-3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2			I _{OH} = -100 μA
			2.7	2.4		V	I _{OH} = -8 mA
			3.0	2.0			I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		2.7		0.2		I _{OL} = 100 μA
			2.7		0.5		I _{OL} = 24 mA
			3.0		0.4	V	I _{OL} = 16 mA
			3.0		0.5		I _{OL} = 32 mA
			3.0		0.55		I _{OL} = 64 mA
I _{I(HOLD)}	Bushold Input Minimum Drive		3.0	75		μA	V _I = 0.8V
(Note 5)			5.0	-75		μΑ	$V_{I} = 2.0V$
I _{I(OD)}	Bushold Input Over-Drive		3.0	500		μA	(Note 6)
(Note 5)	Current to Change State		3.0	-500		μΑ	(Note 7)
l _l	Input Current		3.6		10		$V_{I} = 5.5V$
		Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μΑ	$V_I = 0V$
		Data 1 113	5.0		1		$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power Up/Down		0 – 1.5V		±100	μA	$V_0 = 0.5V$ to 3.0V
	3-STATE Current		0-1.50		±100	μΑ	$V_I = GND \text{ or } V_{CC}$
I _{OZL}	3-STATE Output Leakage C	Current	3.6		-5	μΑ	V _O = 0.5V
I _{OZH}	3-STATE Output Leakage C	Current	3.6		5	μΑ	V _O = 3.0V
I _{OZH} +	3-STATE Output Leakage C	Current	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$

74LVT16244 • 74LVTH16244

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{cc}	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Symbol	Faranieter	(V)	Min	Max	Units	Conditions
I _{CCH}	Power Supply Current	3.6		0.19	mA	Outputs High
I _{CCL}	Power Supply Current	3.6		5.0	mA	Outputs Low
I _{CCZ}	Power Supply Current	3.6		0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled
ΔI_{CC}	Increase in Power Supply Current (Note 8)	3.6		0.2	mA	One Input at $V_{CC} - 0.6V$ Other Inputs at V_{CC} or GND

Note 5: Applies to bushold versions only (LVTH16244).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	V_{CC} $T_A = 25^{\circ}C$		Units	Conditions		
Symbol	Falameter	(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 10)
Note 9: Cha	racterized in SSOP package. Guaranteed p	parameter, but	not tested.				•

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested

Note 10: Max number of outputs defined as (n). n–1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics


Symbol	Parameter		$\mathbf{C_L} = 50 \ \mathbf{pF}, \ \mathbf{R_L} = 500 \Omega$				
		V _{CC} = 3.	$3V \pm 0.3V$	V _{CC} =	Units		
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Data to Output	1.2	3.5	1.2	3.9	ns	
t _{PHL}		1.2	3.5	1.2	3.9	115	
t _{PZH}	Output Enable Time	1.2	4.0	1.2	5.0	ns	
t _{PZL}		1.2	5.0	1.2	6.5	115	
t _{PHZ}	Output Disable Time	2.0	4.7	2.0	5.2		
t _{PLZ}		1.5	4.2	1.5	4.4	ns	
t _{OSHL}	Output to Output Skew		1.0		1.0	ns	
toslh	(Note 11)		1.0		1.0	115	

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V, V_O = 0V \text{ or } V_{CC}$	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



74LVT16244 • 74LVTH16244

